AAU Ph.D. Degree

Updated PhD Study plan of research

Title:

Embedded Security for Internet of Things

PhD Candidate
Sachin Dilip Babar
(sdb@es.aau.dk)

Supervisor
Dr. Neeli Rashmi Prasad
(AAU, Denmark)

Co-Supervisor
Prof. Ramjee Prasad
(AAU, Denmark)

Co-Supervisor
Dr. Jaydip Sen
(Tata Consultancy Services, India)
Updated PhD Study Plan

Ph.D. Programme : Wireless Communications

Project title : Embedded Security for Internet of Things

Name of PhD student : Mr. Sachin Dilip Babar

Email Id : sdb@es.aau.dk

Education : Master of Computer Engineering

Institution : Pune Institute of Computer Technology, University of Pune, India

Supervisor : Neeli Rashmi Prasad

Co-supervisor : 1. Ramjee Prasad
               : 2. Jaydip Sen (Tata Consultancy Services, Kolkata, India)

Department : Electronic Systems

Date of enrolment : 15 / 11 / 2009

Expected date of Completion : 14 / 11 / 2012

Signature
18 / 09 / 2011
Date

PhD student

Study plan approved

18 / 09 / 2011
Date

Neeli Rashmi Prasad
 Supervisor

(Has reviewed and approved by)

Børge Lindberg

Date

Head of Department
Printed name

Gert Frølund Pedersen

Date

Head of Doctoral Programme
Printed name
Table of Contents

*Registration Details*

**Contents**

1. Research work summary / abstract 4
2. Scientific contents of research 4
   2.a Background 4
   2.b Motivation 5
   2.c State of Art 7
   2.d Statement of the Research Objective 9
   2.e Key Methods 9
   2.f Potential Significance and Applications 10
   2.g Time Schedule 11
   2.h Outline of the content of the Thesis 12
   2.i Publication Plan 12
3. Agreement on the relationship between supervisor and student 13
4. PhD courses plan 14
5. Plan for dissemination of knowledge 15
6. Agreements on immaterial rights to patents 15
7. Plan for external collaboration 15
8. Financing budget for the PhD 15
9. List of references 15
SECTION 1 : RESEARCH WORK SUMMARY / ABSTRACT

The Internet of Things (IoT) consist of billions of people, things and services having the potential to interact with each other and their environment. This highly interconnected global network structure presents new types of challenges from a security, trust and privacy perspective. Hence, Security for IoT will be a critical concern that must be addressed in order to enable several current and future applications. The resource constrained devices such as cell phones, PDAs, RFIDs, sensor nodes etc. are the part of IoT. The conventional security solutions become unfeasible under resource constraints in the devices. Many of these devices handle sensitive data (e.g., credit card information on a mobile phone/PDA) or perform critical functions (e.g., medical devices or automotive electronics), and the use of security protocols is imperative to maintain confidentiality, integrity and authentication of these applications. Design process for securing embedded devices is guided by factors like small form factor, good performance, low energy consumption and robustness to attacks. Nowadays Embedded security is growing as new dimension which designers should consider throughout the design process, along with other metrics such as cost, performance, and energy efficiency. Embedded security means integrating the security features right in to the hardware and software parts of the devices. The unusual design constraints placed on embedded devices require a novel, highly efficient, easy to deploy cryptography scheme that provides high levels of security while minimizing memory, execution speed requirements and power requirements. The complex security requirements of attack resistant systems in IoT bring in a paradigm shift for generic integration. Thus we hypothesize that Hybrid Security processing architecture will be best suited for the embedded devices for IoT which will give the best trade-off between efficiency and flexibility.

The main goal of the research topic is to design and implement embedded security framework and architecture for IoT.

To meet above challenges, the main research problem is divided into sub problems described in the following bullet points

- Embedded Secure Key Storage Platform with efficient memory management and protection units.
- To specify and design optimized Lightweight secure attack resistant techniques.
- Resistance against attacks and threats (Egs. Side-channel attacks, software attacks, etc)

SECTION 2: SCIENTIFIC CONTENTS OF RESEARCH

2.a Background
Embedded technologies are the fastest growing sectors in information technology today and they will increase their propagation in the future IoT. Embedded security being application dependent, the main technical challenge will be to maintain the necessary degree of security with available resource constraints. As embedded devices are integrated in personal and commercial infrastructures and they will be always connected to the internet, the security aspect becomes very important. Embedded security means incorporating security features into the device itself. [1-4]. Foundation for Embedded Security Architecture is based on three main components: Secure software Management, Secure hardware blocks and secure communications inside the processor. If any one of these elements is missing, platform security cannot be achieved.

1. Secure software management: Software security requirements must take into account things such as a secure kernel, secure booter / loader.
2. Required hardware blocks: Main hardware requirements are Secure Key Storage, Memory Management Units and Memory Protection Units (MMU/MPU), lightweight Cryptographic Functions.

3. Secure Communications inside the processor to establish a secure runtime environment. As a summary, we conclude that embedded security will play a vital role at hardware level, Kernel level and operating system level. Figure 1 shows the structure of embedded security.

![Figure 1: Structure of Embedded Security](image)

Major building blocks for embedded security are listed below:

- **Cryptographic Algorithms**: These are basically the essential building block of a robust security solution. The unusual design constraints placed on embedded devices forces to take a new look at security with highly efficient, easy to deploy lightweight cryptography scheme that provides high levels of security while minimizing memory, execution speed requirements and power requirements. ECC is an essential methodology for meeting these requirements of embedded designs and that is the reason why it is essential for embedded security.

- **Secure Storage**: Cryptographic algorithms require keys as their basis for operation. Secure Storage essentially deals with protecting access to keys and other pieces of data. Secure Storage also needs to be persistent, such that items are not lost during power cycles.

- **Secure Boot**: The purpose of Secure Boot is to bring the system to a known and trusted state. The Secure Boot routine is a ROM-based routine, so that an attacker cannot intercept the procedure. Additional features are required in order to provide a complete Secure Boot solution. These include the ability for software update at any point in time i.e A Software Version Revocation mechanism for system advancement to a new version of the software image with prevention of roll-back to an older version is a must.

- **Secure Execution Environment (SEE)**: The building blocks of an SEE are: a secure processor (either a dedicated processor or one capable of supporting a secure mode) which is hardware compartmentalized from the non-secure mode, Secure code and Data memory (most likely dedicated on-chip RAMs) and a Secure kernel for providing the interface between hardware and software.

2.b Motivation

For framing the Embedded Security framework as shown in figure 2 for IoT following facts are fundamentals [4,5]:

1) Security is about policy, procedure, and implementation apart from encryption.

2) Security should be considered at every phase of the development cycle, from requirements to design to testing, and even support.
The basic idea for framing the embedded security architecture for IoT is to utilize security mechanisms and protocols effectively and to start off with a design that takes security into consideration from the start of requirements gathering to maintenance as seen in Figure 3 following the software development life cycle.

For building the embedded security Framework, we need to look at all of the tradeoffs between performance, cost, and security. Unfortunately, these three concepts are almost always directly at odds with one another. More performance means the cost goes up, lowering the cost means lowering security and performance, and implementing higher security means performance (time & space efficiency) will decrease.

A hardware software based security processing architecture for IoT is required which should give the best trade off cost/efficiency or security/performance as shown in figure 4.

A cost effective designs use a mixture of hardware and software to accomplish overall Security goals. This provides sufficient motivation for attempting a synthesis-oriented approach to achieve Security system implementations having both hardware and software components. Such an approach would benefit from a systematic analysis of design trade-offs that is common in synthesis while also creating cost effective systems. So the main goal of the research topic is to design and implement an optimized embedded security framework and architecture for IoT.
2.3 State-of-Art

Following table 1 summarizes some publications with respect to countermeasures for attacks and optimization parameters.

<table>
<thead>
<tr>
<th>Ref.</th>
<th>Name of publication</th>
<th>Countermeasures against security attack</th>
<th>Optimisation Parameters</th>
</tr>
</thead>
<tbody>
<tr>
<td>[6]</td>
<td>Implementing Embedded Security on Dual-Virtual-CPU System</td>
<td>√</td>
<td></td>
</tr>
<tr>
<td>[7]</td>
<td>A security approach for off-chip memory in embedded microprocessor systems</td>
<td>√</td>
<td></td>
</tr>
<tr>
<td>[8]</td>
<td>A compiler-hardware approach to software protection for embedded systems</td>
<td>√</td>
<td></td>
</tr>
<tr>
<td>[9]</td>
<td>An FPGA implementation of a flexible secure elliptic curve cryptography processor</td>
<td>√</td>
<td></td>
</tr>
<tr>
<td>[12]</td>
<td>A Data-Driven Approach for Embedded Security</td>
<td>√</td>
<td></td>
</tr>
<tr>
<td>[13]</td>
<td>Secure Embedded Processing through Hardware-assisted Run-time Monitoring</td>
<td>√</td>
<td></td>
</tr>
</tbody>
</table>

**Table 1: Summary of State of Art**

We conclude from the state of art that Side channel attacks and software attacks will be the crucial concerns for IoT and needs to be addressed accordingly with inbuilt security mechanisms.

The existing systems have following drawbacks:

- Inadequate to handle complex security requirement.
- Deficient in handling generic attacks
- No lightweight generalized solutions for resource constraint devices.
- No generic solutions for all types of things
- Not suitable for heterogeneous networks.
- Lagging in Performance Metrics
Comparison of Lightweight Cryptographic Algorithms

Following table 2 summarizes the comparison of lightweight cryptographic algorithms.[16-19]

<table>
<thead>
<tr>
<th>Sr. No.</th>
<th>Algorithm</th>
<th>Key Bits</th>
<th>Block Bits</th>
<th>Cycles per Block</th>
<th>Technology / Logic Process (μm)</th>
<th>Area (GEs)</th>
<th>Throughput at 100 KHz (Kbps)</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>AES</td>
<td>128</td>
<td>128</td>
<td>1032</td>
<td>0.35</td>
<td>3400</td>
<td>12.40</td>
</tr>
<tr>
<td>2</td>
<td>HIGHT</td>
<td>128</td>
<td>64</td>
<td>34</td>
<td>0.25</td>
<td>3048</td>
<td>188.20</td>
</tr>
<tr>
<td>3</td>
<td>Present</td>
<td>80</td>
<td>64</td>
<td>32</td>
<td>0.18</td>
<td>1570</td>
<td>200.00</td>
</tr>
<tr>
<td>4</td>
<td>Clefia</td>
<td>128</td>
<td>128</td>
<td>36</td>
<td>0.09</td>
<td>4993</td>
<td>355.56</td>
</tr>
<tr>
<td>5</td>
<td>mCrypton</td>
<td>96</td>
<td>64</td>
<td>13</td>
<td>0.13</td>
<td>2681</td>
<td>492.30</td>
</tr>
<tr>
<td>6</td>
<td>DESL</td>
<td>64</td>
<td>64</td>
<td>144</td>
<td>0.18</td>
<td>1848</td>
<td>44.40</td>
</tr>
<tr>
<td>7</td>
<td>DESXL</td>
<td>184</td>
<td>64</td>
<td>144</td>
<td>0.18</td>
<td>2168</td>
<td>44.40</td>
</tr>
<tr>
<td>8</td>
<td>Camellia</td>
<td>128</td>
<td>128</td>
<td>20</td>
<td>0.35</td>
<td>11350</td>
<td>640</td>
</tr>
<tr>
<td>9</td>
<td>TEA</td>
<td>128</td>
<td>64</td>
<td>-</td>
<td>-</td>
<td>2100</td>
<td>-</td>
</tr>
<tr>
<td>10</td>
<td>SEA</td>
<td>96</td>
<td>96</td>
<td>-</td>
<td>0.13</td>
<td>449</td>
<td>-</td>
</tr>
<tr>
<td>11</td>
<td>KTANTAN</td>
<td>128</td>
<td>128</td>
<td>20</td>
<td>0.35</td>
<td>688</td>
<td>25.1</td>
</tr>
<tr>
<td>12</td>
<td>Trivium</td>
<td>80</td>
<td>1</td>
<td>1</td>
<td>0.13</td>
<td>2599</td>
<td>100.00</td>
</tr>
<tr>
<td>13</td>
<td>Grain</td>
<td>80</td>
<td>1</td>
<td>1</td>
<td>0.13</td>
<td>1294</td>
<td>100.00</td>
</tr>
</tbody>
</table>

**Table 2: Comparison of Lightweight Cryptographic Algorithms**

The unusual design constraints for IoT requires a lightweight secure scheme that provides high levels of security while minimizing memory, execution speed and power requirements. AES is suitable for IoT environment with reduced number of rounds during key generation process and maintaining the same level of security. Existing research have claimed that ECC will also be an essential methodology for meeting the requirements of embedded designs and it will play a crucial role in enhancing embedded security.

Following table 3 shows the comparative chart for security evaluation for the broad key management schemes[20-21].

**Table 3 : Security Evaluation of Key Management Schemes**

<table>
<thead>
<tr>
<th>Sr. No</th>
<th>Key management Scheme</th>
<th>Evaluation Parameters</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td>Resilience against node capture</td>
</tr>
<tr>
<td>1</td>
<td>Single network wide key</td>
<td>N</td>
</tr>
<tr>
<td>2</td>
<td>Trusted Base Station</td>
<td>Y</td>
</tr>
<tr>
<td>3</td>
<td>Hybrid Cryptography</td>
<td>Y</td>
</tr>
<tr>
<td>4</td>
<td>Probabilistic Key Pre-distribution</td>
<td>P – Y*</td>
</tr>
<tr>
<td>5</td>
<td>Deterministic Key Pre-distribution</td>
<td>Y</td>
</tr>
<tr>
<td>6</td>
<td>ID based one way hash function</td>
<td>P</td>
</tr>
<tr>
<td>7</td>
<td>Key infection Schemes</td>
<td>Y</td>
</tr>
<tr>
<td>8</td>
<td>Pairwise key establishment</td>
<td>Y</td>
</tr>
</tbody>
</table>

Y : Good Support  P : Partial Support  N : No Support
* Resiliency increases if more keys are put into key ring
Based on the comparative chart it is concluded that there is a need for dynamic key generation process for embedded devices which will satisfy the security requirements of future Internet.

2.d Statement of the Research Objective
The research Objectives are:
- To specify and design optimized lightweight secure techniques with hardware software co-design approach.
- To develop a Trusted Platform module that will taken into account the vulnerabilities of the hardware device at physical level.
- To develop a robust and attack resistant system against side channel attacks, software attacks, etc.
- To develop standardized security protocols which are both lightweight with respect to communication and cryptographic computations.
- Find a balance between cost and performance for embedded security.
- To design and implement embedded security framework and architecture for IoT.

2.e Key Methods
There are a number of key properties of IoT that create several issues for security and raises additional requirements for security:
1. Embedded Use: Major IoT devices have a single use (e.g., blood pressure or heart monitors and household appliances). As a result, the detection of communication patterns unique to a specialized device allows users to be profiled.
2. Diversity: These devices span a range of computational abilities from full-fledged PCs to low-end RFID tags. Privacy designs must accommodate even the simplest of devices.
3. Scale: These devices are convenient, growing in number daily, and increasingly embed network connectivity into everyday settings. This makes it difficult for users to monitor privacy concerns.
4. Scarcity of resources: The computation power available in IoT is limited and may be insufficient for the processing of security algorithms. The battery capacity is also limited and their life duration is strongly connected to the quantity of computation executed in the embedded processor. Storage limitations also are hurdles for embedding security features.

Side channel attacks and Software attacks are the major attacks that need to be tackled for framing a secure architecture.

**Side Channel attacks:** These are based on “side channel Information” that can be retrieved from the encryption device that is neither the plaintext to be encrypted nor the ciphertext resulting from the encryption process. Encryption devices produce timing information that is easily measurable, radiation of various sorts, power consumption statistics, and more. Side channel attacks makes use of some or all of this information to recover the key the device is using. It is based on the fact that logic operations have physical characteristics that depend on the input data[22].

The main side channel attacks are:
1. Timing Attacks : These attacks are based on measuring the time it takes for a unit to perform operations. By carefully measuring the amount of time required to perform private key operations, an attacker might find fixed Diffie-Hellman exponents, factor RSA keys, and break other cryptosystems.
2. Power Analysis Attacks: These attacks are based on analyzing the power consumption of the unit while it performs the encryption process i.e. the operating current drawn by a hardware device is correlated to computations it is performing.
   - Simple Power Analysis: This type of attack is generally based on looking at the visual representation of the power consumption of a unit while an encryption operation is being performed.
   - Differential Power Analysis: It is based on visual and statistical analysis and error-correction statistical methods to obtain information about the keys.

3. Fault Analysis Attacks: Fault analysis relates to the ability to investigate ciphers and extract keys by generating faults in a system that is in the possession of the attacker, or by natural faults that occur. Faults are most often caused by changing the voltage, tampering with the clock, or by applying radiation of various types.

4. Electromagnetic Attacks: These types of attacks attempt to measure the electromagnetic radiation emitted by a device to reveal sensitive information. Like power analysis attacks, two classes of EMA attacks, namely, simple EMA (SEMA) and differential EMA (DEMA) attacks have been proposed.

Software Attacks: Software Attacks are the major source of security vulnerabilities in any system. These problems are due to three main parameters i.e. Complexity, Extensibility & Connectivity. Software attacks exploit implementation vulnerabilities in the system through its own communication interface. This kind of attack includes exploiting buffer overflows and using Trojan horse programs, worms or viruses to deliberately inject malicious code into the system [22]. Once the malwares get into the system, they can corrupt code and data of programs in the system. These malwares also have the ability to leak critical information out of the system. Most of these malwares try to take advantage of some shortcomings that exist in softwares. Buffer overflow attacks and format string attacks are examples of this. Vulnerable programs can also put operating system kernel at risk. The operating system has full access of the system and can communicate with any part of the address space. As such, malware can attack the kernel and jeopardize any parts of the memory including BIOS memory. A malware can even get written into the motherboard memory or device peripherals memory and go totally unnoticed. Attackers can use viruses, worms and Trojan horses that target these software shortcomings to gain unauthorized access to systems. Wireless Physical layer security approaches[23] can be adapted for protection against software attacks.

2.f Potential Significance and Applications

The expected output of the research is analyze the security requirements for IoT like Tamper resistance, Secure authentication, Secure storage, Key management, Inter-operatability and mapping the requirements to existing solutions and listing the requirements which will create major difference in IoT environment. The limited resources available in IoT environment raises serious barrier to implementing adequate security to our application. So to overcome these barriers we have to find a balance between security, cost and performance with proper hardware software partitioning of security features. Security has to be taken care at all levels right from manufacturing the device to deployment phases. There is a need for optimized lightweight solutions suitable for IoT environment with strong resistance against side channel and software attacks. Embedded security is application dependent. Applications areas will cover all sectors including Retail, Logistics, Pharmaceutical, Food, Health, Intelligent Home, Transportation, Military, Online shopping, etc.
2.g Time Schedule

TIME SCHEDULE FOR PhD RESEARCH WORK (3 years Plan)

<table>
<thead>
<tr>
<th>Sr. No</th>
<th>Topics</th>
<th>Year 1</th>
<th>Year 2</th>
<th>Year 3</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>Literature Survey and Background Study</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>2</td>
<td>Concept Development</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>3</td>
<td>Problem Formulation</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>4</td>
<td>Security analysis, Evaluation and Verification</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>5</td>
<td>Security requirements &amp; Threat model for IoT</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>6</td>
<td>System Modeling and Architecture Development</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>7</td>
<td>Study of lightweight Techniques/ Protocols</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>8</td>
<td>Design of Hardware Software Architecture</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>9</td>
<td>Implementation and Validation</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>10</td>
<td>Optimization and Refinement</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>11</td>
<td>Write of the Thesis</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>12</td>
<td>Attending PhD Courses **</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>13</td>
<td>Paper writing (Journal and conferences)</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>14</td>
<td>Stay abroad*</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

* 3 months at AAU & 9 months at INDIA (GISFI, Lonavala) every year (Will be working with AAU supervisors & GISFI Indian co-supervisor)

** Courses organized by AAU through video conferencing related to research topic.

MILESTONES:

These are the milestones planning to achieve as part of my PhD with tentative months.

- **Milestone 1 (M3):** Completed the literature survey of Security for Embedded Systems and software & hardware based security processing architectures for embedded devices.
- **Milestone 2 (M3):** Determined motivations, questions and research challenges and problem specifications.
- **Milestone 3(M6):** Defined the functional requirements which included detailed attacks, vulnerabilities and threat analysis and the necessary extensions and novel developments. A Conference paper titled “Proposed Security Model and Threat Taxonomy for the Internet of Things (IoT)” was published.
- **Milestone 4(M12):** Worked on software & hardware based security processing architecture for resource constrained devices and adapting them to IoT without compromising their robustness. A Conference paper titled “Proposed Embedded Security Framework for Internet of Things (IoT)” was published.
- **Milestone 5 (M15):** Design of optimized Cryptographic algorithms and their efficient implementation in hardware and software for resource constrained devices. A conference paper titled “Proposed on Device Capability based Authentication using AES-GCM for Internet of Things(IoT)” was published.
- **Milestone 7 (M20):** Enhancing Physical layer security techniques for embedded security and to prepare a mathematical security model. Plan to submit a Journal paper.
Milestone 8 (M24): To work on hardware architecture and design of a hardware software embedded Security processing architecture and framework.

Milestone 9 (M24): To finish the courses and complete 30 ECTS and submission of conferences / Journal Paper.

Milestone 10 (M30): To validate methods using system level simulation and test bed developments, and try to combine all the previous work.


Milestone 12 (M34): To start writing thesis and simultaneously do refinements towards finishing PhD, by the end of M34.

Milestone 13 (M36): Wind up the PhD work, and publish the all the work done.

2.h Outline of the content of the Thesis
Below is the brief outline of the thesis.

Chapter 1: Introduction
- Background
- Security Requirements for IoT
- Need for Embedded Security
- Previous work
- Problem specification and definition

Chapter 2: Security Analysis, Evaluation and Verifications
- Security requirement
- Analysis and verification
- Evaluation and verification of the security Interfaces
- Security Mechanisms and protocols for Resource constrained devices

Chapter 3: System Model
- Design of Crypto Algorithms / Protocols
- Design of Software and Hardware Architecture

Chapter 4: Implementation
- Heterogeneous HW/SW development Platform
- Design Methodology
- Refinement and Optimization

Chapter 5: Simulation methods

Chapter 6: Conclusions and future work

Appendix (Reference)

2.i Publication Plan
The Plan is to publish two Journal papers during the course of PhD work, in high quality security related journals as given below.

Journal
- Sachin Babar, Neeli Prasad, Jaydip Sen and Ramjee Prasad , “Enhancing Physical layer security for Internet of Things (IoT)”, ACM Transactions on Information and System Security. (Working Title)

Conferences
- Sachin Babar, Parikshit Mahalle, Antonietta Stango, Neeli Prasad and Ramjee Prasad, "Proposed Security Model and Threat Taxonomy for the Internet of Things (IoT)" , The


Conference papers will be published as well along the three years of the PhD.

SECTION 3: AGREEMENT ON THE RELATIONSHIP BETWEEN SUPERVISOR AND STUDENT

1. Roles: The student and the supervisors are together responsible for time management in the project. Time plan for the Ph.D. study will be reviewed by supervisors every six months.

2. Type of collaboration: Research Report prepared by PhD student is reviewed by Supervisors through formal meetings and discussions. Feedback regarding the progress and quality of work will be given during the meetings, conferences and workshops. Common documents will be distributed and maintained via e-mail and/or AFS servers at AAU.

3. Supervision meetings: Telephone / Skype meetings every second week between the student and the AAU and Indian supervisors. Telephone conferences every two months for all PhD students, supervisors and manager. Meetings twice a month between the student and the Indian supervisors.

4. Workplace participation: The student will be able to get access to lab equipment and technical assistance from both AAU and India. In cases when advanced equipments are required, the student will make a request at least one month in advance and the supervisors should help the student as much as they can. The student will get involved in research groups at AAU and TCS labs, Kolkata India.
5. **Writing papers**: Paper writing is on the basis of collaboration between the student and the supervisors. In most cases, the student prepares the first draft and the supervisors give feedback and comments timely.

6. **Developing the cooperation and updating the agreement**: At Regular intervals PhD students and supervisors can discuss the potential needs for updating the agreement and for any modifications will consult with the department or the Research school. This agreement will be evaluated every six months.

### SECTION 4: PHD COURSES PLAN

**Plan for PhD Courses adding up to 30 ECTS Points***

<table>
<thead>
<tr>
<th>Name of the Course</th>
<th>Place/ Organizer (AAU)</th>
<th>Research related / General course</th>
<th>Status</th>
<th>ECTS</th>
</tr>
</thead>
<tbody>
<tr>
<td>Intellectual Property Rights</td>
<td>Lisbeth Tved Linde</td>
<td>General</td>
<td>Completed</td>
<td>2</td>
</tr>
<tr>
<td>Vehicle Communication</td>
<td>Tatiana Kozlova</td>
<td>Research</td>
<td>Completed</td>
<td>3</td>
</tr>
<tr>
<td>Sensors and RFID Networks</td>
<td>Neeli Rashmi Prasad</td>
<td>Research</td>
<td>Completed</td>
<td>3</td>
</tr>
<tr>
<td>Distributed source coding and Multiple descriptions</td>
<td>Jan Østergaard</td>
<td>Research</td>
<td>Completed</td>
<td>3</td>
</tr>
<tr>
<td>Seminar for scientists-patenting and commercialization</td>
<td>Nicolla Marchetti</td>
<td>Project</td>
<td>Completed</td>
<td>1</td>
</tr>
<tr>
<td>Analysis and design of high performance future internet infrastructure</td>
<td>Jens Myrup Pedersen, M. Tahir Riaz, Anna Tzanakaki</td>
<td>Research</td>
<td>Completed</td>
<td>2,0</td>
</tr>
<tr>
<td>Bayesian statistics, simulation and software -With a view to application examples</td>
<td>Kasper K. Berthelsen, Søren L. Buhl</td>
<td>General</td>
<td>Completed</td>
<td>3,0</td>
</tr>
<tr>
<td>Physical-layer security, From markov renewal models to mean field limits. (Organized at IISc, Bangalore)</td>
<td>Matthieu Bloch (Georgia Tech- Lorraine) Anurat kumar (IISc, Bangalore)</td>
<td>Research</td>
<td>Completed</td>
<td>-</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Subtotal (Completed)</th>
<th>22</th>
</tr>
</thead>
</table>

| Writing and reviewing scientific papers | Jakob Stoustrup, Jan Dimon Bendtensen | General | Registered | 3,75 |
| Special Courses for GISFI PhD Students / Conference / Tutorials* | I4CT, India | Research | Planned* | 5 |

<table>
<thead>
<tr>
<th>Subtotal (Planned)</th>
<th>8,75</th>
</tr>
</thead>
</table>

| Total (completed and planned) | 30,75 |

* Will be decided in consultation with Supervisor.
**Above list is Based on the 2011 PhD Courses Catalogue. This list may change according to the courses available in India and Denmark.**

**SECTION 5: PLAN FOR DISSEMINATION OF KNOWLEDGE**

- Most of the findings from the research work are going to be published in official conferences and included in the IEEE database according to the standard proceedings.
- Furthermore, depending on the quality of the future results, other ways of dissemination - as newspaper articles, seminars, etc. will be considered.
- Depending on the solution and the application, some findings can be published as patents.

**SECTION 6: AGREEMENTS ON IMMATERIAL RIGHTS TO PATENTS**

All the rights about patents obtained during the PhD course will be shared between the university and the PhD student, following the standard procedures in AAU.

**SECTION 7: PLAN FOR EXTERNAL COLLABORATION**

It is planned to work along with research groups of Tata Consultancy Services, Kolkata, India.

**SECTION 8: FINANCING BUDGET FOR THE PHD**

CTiF, Aalborg University will provide the research facility.

Expenses for tuition fee, lodging, boarding and travelling will be borne by STES, Pune (India)

**SECTION 9 : LIST OF REFERENCES**


[3]. Matthew Eby, Jan Werner, Gabor Karsai, Akos Ledeczi, "Embedded systems security co-design" , April 2007, SIGBED Review , Volume 4 Issue 2 ,Publisher: ACM


